½ñÈÕ: 0|×òÈÕ: 40|Ìû×Ó: 191624|»áÔ±: 43640|»¶ÓлáÔ±: chrisrhh
×îÐÂÖ÷Ìâ
|
×îлظ´
|
ÈÈÌû
|
¾«»ªÌû×Ó
|
È«¹ú´óѧÉúµç×ÓÉè¼Æ¾ºÈü |
1339 |
FPGA¿É±à³ÌÂß¼µ¥Ôª²âÊÔ·½·¨Ñо¿ ... 2024-6-17 18:00 À×1314521¾°
|
|
FPGA×ÊÁÏÏÂÔØfpga½Ì³Ì£¬fpga½Ì³ÌÏÂÔØ£¬ModelSim½Ì³Ì£¬QuartusII½Ì³Ì£¬ISE½Ì³Ì£¬fpgaÊÓƵ½Ì³Ì °æÖ÷: ÀϹּ×, fpgaw, fpgaÂÛ̳ |
2Íò |
RS232.pdf ×òÌì 14:30 fpga_feixiang
|
|
FPGAѧϰ²½Öè |
1408 |
QSYSÖмÓÈëEPCS¿ØÖÆÆ÷ºóµÄ¾¯¸æÎÊ ... ×òÌì 14:37 fpga_feixiang
|
|
FPGA¼¼ÊõÊÓƵ½Ì³ÌרÇøÖÁо¿Æ¼¼FPGAÅàѵÖÐÐÄÏà¹ØFPGA¿Î³Ì½ÌѧÊÓƵ|fpga Áã»ù´¡ÊÓƵ½Ì³Ì |
97 |
»ùÓÚFPGAµÄVerilogÓï·¨»ù´¡¿Î³Ì ... 2024-7-1 10:01 Python0291
|
|
FPGA¼¼Êõ½»Á÷verilogÎÊÌâ´ðÒÉ vhdl ÎÊÌâ´ðÒÉ Modelsim·ÂÕæ´ðÒÉ ISE´ðÒÉ Quartus ´ðÒÉ |
1Íò |
»§Óùâ·ü¿ª·¢£¬ÈËÈ˶¼ÊÇÍƹãÔ±µÄ ... ×òÌì 17:38 q2814901766
|
|
Altera/Xilinx SOPC/SOC°æ¿é |
624 |
RTL8211E(G)-VB(VL)-CG_DataShee ... 2024-7-26 16:59 À×1314521¾°
|
|
FPGA×ÔÓÉ̲ |
1Íò |
MCS51µ¥Æ¬»úÓëFPGA½Ó¿ÚµÄÂß¼Éè ... ×òÌì 17:55 zxopenljx
|
|
fpgaÂÛ̳¹ÜÀíÖÐÐÄfpgaÂÛ̳¹ÜÀíÊÂÎñ |
297 |
»·¾³£¬»·±££¬»¯¹¤£¬ÍÁµØ/³ÇÏç¹æ ... 2024-8-6 10:22 18127787865
|
|
È˹¤ÖÇÄÜÂÛ̳|AI¼¼Êõ|Çø¿éÁ´|ÔªÓîÖæÌÖÂÛ |
574 |
CS495313 CS493263 CS493264-CL ... 2024-7-31 17:17 Cc812487000
|
|
fpgaÂÛ̳¡ª¡ªfpga½Ì³ÌÏÂÔØ£¬fpgaÉè¼ÆÌÖÂÛ
רעÓÚFPGA¼¼ÊõµÄÅàѵºÍÍƹã
|СºÚÎÝ|ÊÖ»ú°æ|Archiver|fpgaÂÛ̳|fpgaÉè¼ÆÂÛ̳ ( ¾©ICP±¸20003123ºÅ-1 )
GMT+8, 2024-8-15 09:00 , Processed in 0.036068 second(s), 10 queries .
Powered by Discuz! X3.4
© 2001-2023 Discuz! Team.